Learn more about our product features:

CoaXPress IP Core

CoaXPress IP Core for FPGA

At a glance
  • Compatible with Xilinx 7 Series (and up) and Intel/Altera Cyclone V devices (and up)
  • Compact, customizable
  • Speed support from 1 Gb/s to more than 40 Gb/s
  • Delivered with a working reference design


Compare Where to buy

A Sensor to Image product
A Sensor to Image product

Top Level Design

The first component of the IP Core is the Top Level Design. It is an interface between external hardware (imager, sensors, CXP PHY) and FPGA internal data processing. We deliver this module as VHDL source code that can be adapted to custom hardware.

CoaXPress Control Interface

The CXP Control Interface receives and sends all data from the CXP control channel, from and to the CXP PHY and implements the control channel according to the CXP specification.

MVDK Machine Vision Development Kit for CoaXPress
MVDK Machine Vision Development Kit for CoaXPress

Sensor to Image MVDK development kit is a flexible evaluation platform for machine vision applications. It supports CoaXPress host and device reference designs for various Enclustra FPGA modules with Intel and Xilinx FPGAs.

CoaXPress IP Core Description

CoaXPress is a standard communication protocol for vision applications based on widely used coaxial cables. It allows easy interfacing between cameras and frame grabbers and supports the GenICam software standard. Sensor to Image offers a set of IP cores and a development framework to build FPGA-based products using the CoaXPress interface. Due to the speed of CXP, senders and receivers require a fast FPGA-based implementation of the CXP core, preferably using embedded transceivers. CXP cores are compatible with Xilinx 7 series devices (and higher) and Intel/Altera Cyclone V devices (and higher).

Video Acquisition Module

The Video Acquisition Module of the reference design simulates a camera with a test pattern generator. This module is delivered as VHDL source code, which has to be replaced by a sensor interface and pixel processing logic in the camera design.

FPGA Integrated CPU

An FPGA integrated CPU (MicroBlaze, NIOS, ARM) is used for several non-time-critical control and configuration tasks on the CXP-receiver or -transmitter core. This software is written in C and can be extended by the customer

Working Reference Design

S2I’s CXP FPGA solution is delivered as a working reference design along with FPGA IP cores. This minimizes development time and allows for top-notch performance at a small footprint, while leaving enough flexibility to customize the design. Sensor to Image cores are compact and leave enough space in the FPGA for your application.

CoaXPress Streaming Interface

The CXP Streaming Interface receives all data from the video sensor output to the CXP PHY. It reaches the full speed on the streaming channel according to the CXP specification.

Custom Configuration

Some parts of the design are compiled files only (for example the CXP control protocol library), while other parts are source code. The design framework comes with all the necessary design files and cores, Vivado or Quartus project files. It is configured either as a CXP camera system with an optional CMOS imager, or as an embedded CXP host (receiver). This system is used as a reference design and evaluation board. The reference design uses the Xilinx or Intel/Altera development tools (not in the scope of delivery).