|
|
Camera Link image acquisition and pre-processing
for color AREA-SCAN inspection
|
|
|
|
The Grablink Quickpack CFA -Color Filter Array- offers a set of dedicated on-board preprocessing functions to speed
up image processing for applications such as PCB, food or pharmaceutical inspection without loading the host CPU.
|
|
|
|
|
|
|
|
Image pre-processing functions accelerated by the FPGA
|
|
|
|
All operators are compatible with 8-, 10- and 12-bit input images.
|
 A Bayer Pattern decoder computes the R,G and B components of the image
|
A white balance operator
 - The white balance parameters can be specified by the user or computed automatically from the image.
- They can be computed continuously (on each image) or once only (under user control).
- Moreover, they can be computed from automatically selected white pixels in the image, or from a user-specified region of interest.
|
|
A luminance blender computes the Y component of the image
|
|
Four 16-bit x 16-bit LUT operators on R, G, B and Y channels
|
|
|
|
Image acquisition and transfer
|
|
|
Support of Base configuration for AREA-SCAN single or dual-tap cameras
- Bayer pattern color
- Also compatible with monochrome and RGB cameras
|
|
9 various I/O lines available on external and internal connectors
|
CAMERA
COMPATIBILITY
|
Monochrome or Bayer
|
|
Color RGB
|
|
|
|
single-tap
|
dual-tap
|
quad-tap
|
single-tap
|
|
|
|
Tap configuration
|
Base_1T8, Base_1T10, Base_1T12, Base_1T14, Base_1T16
|
Base_2T8, Base_2T10, Base_2T12, Base_2T14B2, Base_2T16B2
|
Base_4T8B2
|
Base_1T24, Base_1T24B3, Base_1T30B2, Base_1T36B2, Base_1T36B3, Base_1T42B2, Base_1T42B3, Base_1T48B2, Base_1T48B3
|
|
|
Camera Link
configuration
|
Base
|
1 tap x (8-10-12-14-16 bits)
|
2 taps x (8-10-12 bits)
|
-
|
1 tap x (24 bits)
|
|
|
|
Extended Base*
|
-
|
2 taps x (14-16 bits)
|
4 taps x (8 bits)
|
1 tap x (24-30-36-42-48 bits)
|
|
|
|
* Multiplex tap.
|
|
|
|
|
Output format
|
|
- 8 -, 10-, 12- and 16-bit components (R, G, B and Y)
|
|
- Wide range of formats are available in the following classes:
|
|
• monochrome
|
• four packed R G B a components
|
|
• Bayer CFA
|
• four packed R G B Y components
|
|
• three packed R G B components
|
• three packed R G B components + Y component
|
|
• three planar R G B components
|
• three planar R G B components + Y component
|
|
|
|
 |
 |
 |
 |
| Raw image |
Bayer pattern decoder |
White balance |
Luminance blender |
|
|
|
|
|
|
|
|
Form factor: Conventional PCI
|
64-bit, 66 MHz, 3V/5V signaling
|
|
Image Resolution
|
Up to 4096 by 4096
|
|
|
|
|
|
|
PoCL Safe Power compliant
|
|
|
Form factor: PCI Express
|
Full-height, half-length, x4
|
|
Image Resolution
|
Up to 7616 x 4096
|
|
|
|
|
Trigger decimation: it controls the acquisition rate from an electrical signal by setting a programmable decimation factor.
|
|
|
|
|
|
|
 Top
|
Euresys products comply with the RoHS Directive
|
|
|
Copyright © 1989 - 2008 Euresys s.a. All rights reserved - See Euresys Terms and Conditions
For questions about Euresys Company and Products please contact info@euresys.com
RPM Liège 0437408137 - TVA BE 437 408 137 - RC Liège 168 568
|
|
Quickpack CFA boards
Image pre-processing accelerated by the FPGA